Abstract -We introduce a new class of pulse-mode circuit, called forgetful logic. Forgetful logic circuits can be used to implement more complex waveform signaling in pulse-mode artificial neural network circuits. The basic operation of forgetful logic is first explained. Its application is then illustrated by numerous examples.
I. INTRODUCTION
There is very strong biological evidence that signaldependent elastic modulation of synaptic weights and neuronal excitability plays a key role in information processing in the brain. Relatively rapid, short-term variations in synaptic efficacy is now believed to be responsible for a transient and reconfigurable 'functional column' organization in the visual cortex [I] - [2] . Dynamical recruitment of neurons into functional units by various selection processes have been theoretically studied by Edelman [3] , Pearson et al. [4] , Linsker [5] , and Anderson and Van Essen [6] . Transient elastic modulation of synaptic efficacy is a central feature in the dynamic link architecture paradigm of neural computing [7] - [8] . One well-known example of the use of elastic modulation is provided by the vigilance parameter in ARTMAP networks [9] . It has long been accepted that firing rate encoding is one method by which information can be presented in a pulse-mode neural network, and it is likewise known that rate-dependent mechanisms exist in biological neural networks that filter information based on both pulse rate and the duration of a signaling tetanus [10] . Similarly, information may also be encoded through synchrony of firing patterns [10] - [12] , and it is obvious that synchrony and rate/duration encoding can be combined in determining elastic modulations of synaptic efficacy. Many biological synapses, for instance, show selectivity to both pulse repetition rate and tetanus duration [10] .
In this paper we present simple circuits for implementing these sorts of elastic modulation features in pulse-mode artificial neural networks and illustrate its use with some examples of rate-and tetanus-duration selectivity in networks comprised of previously reported mixed-signal VLSI pulse-mode neurons [13] - [16] . The circuit is selective for ranges of input firing rates and number of pulses received. If the firing rate is below the selection range the circuits do not activate, and within the designed frequency range the circuits require a minimum number of incoming pulses before activation. They are based on a logic circuit consisting of a pass element, one or two inverters, and a biasing element that sets its dynamic characteristics. We call circuits based on this design "forgetful logic" circuits (FLCs).
II. BASIC FORGETFUL LATCH CIRCUIT
The basic logic element is the non-inverting forgetful latch (FL) depicted in Figure 1 . M2 -M5 comprise a biasing stick, which can be common to several FLCs in a VLSI implementation. M6 and M7 bias a storage node at the gates of inverter M8-M9. A single high-level input pulse applied to M1 charges the storage node and results in a HIGH level output from inverter MI 0-M 11. When the input pulse goes LOW, M1 opens and current source M7 slowly discharges the gate capacitance at the storage node. The output pulse remains high for a brief time determined by the gate capacitance and the value of the drain current of M7. Thus, the input pulse is briefly 'stretched' at the output, typically for about 2.89 isec for a 1 jsec input pulse in our designs, beyond the end of the input pulse. The FL then 'forgets' and the output goes LOW again. Figure 2 illustrates the response of the FL to isolated input pulses and to a high-frequency tetanus. Note that for highrate input pulse trains the FL maintains a constant HIGH output level. This behavior signals the on-going presence of signaling activity at the FL input and is a characteristic used in constructing the various other signal processing functions implemented using forgetful logic. The FL output pulse width for a single isolated input pulse is given by
where r is the output pulse width, C is the total gate capacitance at the storage node, VDD is the power supply voltage, VKp is the switching threshold of M8-M9, V, is the threshold of the n-channel device, I is the drain current of M7, and r,, is the width of the input pulse. At input pulse rates above a threshold given by l/(r + r,n) the logic ceases to be "forgetful."
III. THE FORGETFUL FLIPFLOP
The cascade of two inverting forgetful latches, typically with different design values for r, comprises a forgetful flipflop (FFF). The circuit is shown in Figure 3 . M2-M5 comprise the bias stick. Ml and M6-M9 comprise the first FL, while M10-M 14 comprise the second FL. Under quiescent conditions the output is LOW and the storage node at the drain of M12 is charged. r at M12 is set to be larger than that of M7 such that the second FL cannot respond to single input pulses at the gate of Ml. Rather, an input tetanus is required before the FFF output will respond. The number of input pulses in the tetanus and the minimum input pulse rate required to evoke an output response from the FFF depends on the relative values of r for the two stages. It is possible to achieve a wide range in the length of the tetanus required and in the delay-to-output assert and pulse width of the FFF output pulse. As a matter of terminology, we refer to FFF designs that respond relatively quickly and have output pulses that reset shortly for a forgetful flipflop designed to produce a facilitation response. The leftmost output response is called a "twitch" response; the rightmost response is called a "complete" response. The FFF is designed to not respond to input pulse rates below 200 kpps.
after the end of the tetanus as a "facilitation" response; designs that require a longer tetanus or which hold the output pulse HIGH for a longer period of time after the end of the tetanus are called "augmentation" responses. The basic action of the FFF is illustrated in Figure 4 for a design that implements a facilitation response. The FFF circuit which produces this response ignores input pulse trains that arrive at a pulse rate of less than 200 kpps and has a peak output response of only I volt for input pulse rates of 250 kpps when the input pulses are I ,usec wide. The input pulse rates shown in this figure are 333 kpps and 400 kpps, respectively. Figure 5 A simple addition to the basic FFF produces the ability to maintain an active HIGH-level output signal for a sizable fraction of a second. The circuit is shown in Figure 6 
IV. APPLICATIONS OF FORGETFU]
In this section we illustrate some of the z forgetful logic in pulse-mode neural networl element used is a previously reported desil biomimic artificial neuron (BAN) [13] , [ application is the use of a FFF to increase th a neuron to excitatory synaptic inputs. illustrated in Figure 8 . 9 shows exhibit burst firing patterns. This is illustrated in Figure 11 . Ise train to the Here the synaptic weight at A is set high enough that the utput. In this FL signal invokes an AP from the BAN. Because the FL to respond output pulse is wider than that of the BAN, the BAN rebefore triggers after its refractory period and re-fires [16] . Forgetful logic used to turn a BAN integrate-and-fire cell into a bursting cell. Forgetful latch FL is applied to an excitatory synapse having a synaptic weight high enough to ensure re-firing of the BAN. After a burst length determined by the design of the FFF, FFF signal C is asserted at an inhibitory synapse. The weight of this synapse is set sufficiently high to ensure that C inhibits further firing. Firing at B can resume after the FFF output discharges and returns to the LOW state.
Waveform schematics are shown in the figure.
After a number of pulses at B determined by the design of the FFF, the output at C is asserted at an inhibitory synapse. The synaptic weight of this synapse is set high enough to ensure that C completely inhibits further firing. After the FFF discharges, C is de-asserted and the BAN can again respond to its other synaptic inputs. The BAN design responds to inhibitory synaptic inputs differently than excitatory synapses [16] . In particular, the response time for inhibitory BAN inputs is faster than that of the excitatory synapses because of the method used to discharge the BAN's leaky integrator (LI). This difference can be exploited to obtain the linking field behavior of an Eckhom neural network [11] using integrate-and-fire BAN devices. The scheme is illustrated in Figure 12 . An inverting FL is used as the feedback device from the second layer of the Eckhom network. Its output is therefore normally HIGH and is applied to inhibitory synapses in the first (and elsewhere in the second, see [11] ) layer. The synaptic weight of this input is set so that it is not high enough to prevent the BANs from firing in response to sufficient excitation of their synaptic inputs. When the second-layer BAN fires, the output of the inverting FL is de-asserted, which effectively raises the sensitivity of the BANs to their excitatory inputs. This mimics the linking field effect of a conventional Eckhorn neuron. As a final application example, a FFF can be used to obtain short-term modulation of synaptic weights. The scheme is illustrated in Figure 13 . To implement weight modulation, a trivial modification must be made to the standard BAN synaptic input discussed in [13] , [16] . In the standard BAN design, a HIGH level input at a synapse switches current to an internal summing resistor at which the voltage input to the BAN's LI is obtained. To make an elastic synapse (ES), all that is required is that a second switch, which routes additional current through the main synaptic switch, be added. When the FFF output goes HIGH, this switch is activated, thereby adding to the synaptic current produced by the direct connection between BANs. The synaptic weight of a BAN is determined by the total current switched to the summing resistor. With aperiodic or low-rate input pulses, the FFF output remains LOW. However, the FFF will respond to a high-frequency tetanus by asserting its output as shown in the earlier figures.
V DISCUSSION
Test devices were fabricated using the 5V, 1.5 um MOSIS® process. SPICE simulations were carried out using BSIM3v3 (level 8) modeling. Agreement between simulation predictions and measured device performance was excellent. Actual W/L ratios of the devices are application dependent, but typical values are shown in the circuit figures provided above. Total power dissipation excluding the common bias stick (5 uW) in typical applications averages less than 0.5 uW per FFF at 500 kHz operation. In the worst-case applications we have looked at (not illustrated in this paper) [17] total power dissipation can be as much as 5 uW for some FFFs in the network.
The circuit designs are centered at the process design center. We simulated process variation effects over the process-specified "4-corners" variation range. All devices operated over this range with worst case process-induced pulse width variations in FLs of +43% (slow-slow corner)/ -22 % (fast-slow corner). In summary, this paper introduced forgetful logic and illustrated its application to pulse-mode neural networks. The well-known integrate-and-fire neuron has for many years been the most popular hardware implementation for artificial neurons owing to its simplicity. However, it has also been long recognized that the I&F neuron is somewhat limited in the types and methods of information encoding it is capable of achieving. Forgetful logic was developed in order to provide a richer repertoire of signal encoding capabilities and to provide a simple means of short-term synaptic weight modulation to support work in dynamic link architectures.
Because forgetful logic is still quite new, it is presently not clear what the full range of its potential as a signal processing element in pulse-mode neural network circuitry will eventually prove to be. We have carried out additional and as yet unpublished or not widely distributed work exploring what can be done using forgetful logic circuits, and our results so far have been encouraging [17] . From our preliminary work, it appears to be possible to implement artificial neurons entirely from forgetful logic. We have early, and so far successful, results with implementing all four major classes of Wilson neuron models [18] using only forgetful logic. The application examples provided in this paper illustrate the ease with which forgetful logic processing elements can augment the basic capabilities of the integrate-and-fire neuron. The hardware implementation of forgetful logic elements is barely more complex than standard logic elements, and so forgetful logic at this time appears to hold significant promise as a cost-effective means for implementing pulsemode neural networks in VLSI.
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